We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

ASIC FPGA Engineer for Crypto and Cross Domain Solutions

General Dynamics Mission Systems
$111,691.00 - $123,908.00
parental leave, flex time, 401(k)
United States, Arizona, Scottsdale
Mar 09, 2025
Basic Qualifications

Requires a Bachelor's degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field. Also requires 2+ years of job-related experience or a Master's degree.

CLEARANCE REQUIREMENTS: Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.


Responsibilities for this Position

ROLE AND POSITION OBJECTIVES:

As an Application Specific Integrated Circuit (ASIC) Field Programmable Gate Array (FPGA) engineer for the Space, Cyber & Intelligence business area, you'll be a member of a cross functional team responsible for designing solutions using Field Programmable Gate Arrays.

We encourage you to apply if you have any of these preferred skills or experiences:

  • Requirements Analysis & Architecture Definition - Review system requirements, assess FPGA feasibility, define microarchitecture, support selection of FPGA device & IP cores, develop block diagrams and resource estimates.
  • FPGA Design & Development - Design and implement secure FPGA architectures for space, avionics and radio applications using VHDL/Verilog/SystemVerilog, optimizing for power, area, and performance targeting Xilinx (Vivado) and Microchip (Libero) environments.
  • IP Integration & High-Speed Interfaces - Integrate, development and configure IP cores such as MicroBlaze, ARM, PCIe, DDR, Ethernet, AXI, SPI, I2C, and UART interfaces for efficient data transfer.
  • Timing Closure & Constraint Development - Perform static timing analysis (STA), resolve setup/hold violations, and develop SDC/XDC constraints for optimal FPGA timing performance.
  • Simulation, Verification & Debugging - Develop self-checking testbenches, run functional simulations in ModelSim, Questa, Vivado Simulator, and debug designs using ILA, ChipScope and hardware tools. Familiar with UVM and OSVVM.
  • FPGA Bring-Up & Hardware Debugging - Support FPGA board bring-up, integrate with PCBs and processors, and debug hardware/software interactions using oscilloscopes, logic analyzers, and JTAG.
  • Documentation & Best Practices - Develop and maintain FPGA design specs, RTL and simulation code, timing reports, and constraint files, follow version control (GitLab, Clearcase), and participate in code/design reviews.
  • Collaboration & Continuous Improvement - Work with cross-functional teams, adopt new FPGA methodologies and automation strategies. Multi-task effectively in a fast-paced environment.

What sets you apart:

  • Clear understanding of embedded micro-processing systems, FPGA Design and Verification using VHDL, and digital circuit analysis and design
  • Collaborative, creative thinker with high proficiency in technical problem solving
  • Team player with effective communication and presentation skills
  • Experience designing high speed interfaces and complex memory designs
  • Commitment to ongoing professional development for yourself and others

Our Commitment to You:

  • An exciting career path with opportunities for continuous learning and development.
  • Research oriented work, alongside award winning teams developing practical solutions for our nation's security
  • Flexible schedules with every other Friday off work, if desired (9/80 schedule)
  • Competitive benefits, including 401k matching, flex time off, paid parental leave, healthcare benefits, health & wellness programs, employee resource and social groups, and more
  • See more at gdmissionsystems.com/careers/why-work-for-us/benefits

Workplace Options:
This position is Hybrid/Flex with mostly on-site.
While on-site, you will be a part of the FPGA Development team within the Crypto & Cross Domain Solutions Group.

Target salary range: USD $111,691.00/Yr. - USD $123,908.00/Yr. This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.


Company Overview

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Applied = 0

(web-b798c7cf6-nkvj7)